UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3000

CPLD XC9500 Family - Why do the XC9500 family libraries have pull-up elements?

説明

Keywords: 9500, pullups, pull-ups, XC9500

Urgency: Standard

General Description:
Although the XC9500/XL family devices have pull-ups, they are not user-
controllable. Why are they still included as library elements?

ソリューション

1

In 3.1i, the pull-up elements have been removed from the CPLD library.

If an internal 3-state mux is drawn in a schematic (using 2 or more
BUFE/BUFT buffers), direct functional simulation of the schematic
will fail to produce a 1 state if all buffers are disabled (actual
chip behavior), unless a pull-up symbol is connected.

2

Users can retarget an FPGA design containing pullup symbols to
9k without having to remove the pullups; the resulting
implementation will still be accurate.
AR# 3000
作成日 10/28/1997
最終更新日 10/04/2000
ステータス アーカイブ
タイプ 一般