UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. ザイリンクス - Adaptable. Intelligent.
  2. サポート
  3. AR# 3145: Foundation XVHDL, NGDBuild: Warning:basnu-The input pad net "<nonclk signal>" is driving one or more clock loads, but is not using a dedicated clock buffer

AR# 3145

Foundation XVHDL, NGDBuild: Warning:basnu-The input pad net "<nonclk signal>" is driving one or more clock loads, but is not using a dedicated clock buffer

説明

Keywords: ngdbuild, xvhdl, clock, bufg, bufgp, bufgs

Urgency: Standard

General Description:

NGDBUILD may give the following warnings/error:

"WARNING:basnu - Multiple blocks named "view_1/<nonclk_port>"
in block "<vhdl file>".

WARNING:basnu - The input pad net "<nonclk_port>" is driving
one or more clock loads, but is not using a dedicated clock
buffer.


ERROR: basnu - logical net "<nonclk_port>" has both active and
tristate drivers"
or,
"ERROR: basnu - logical net "<nonclk_port>" has multiple
drivers"

when instantiating IBUFs and BUFGs with VHDL in Foundation.

ソリューション

One cause of this problem is not using upper-case to declare the
component and the ports on the instantiated components.

IE:

component BUFGS
port(I:in bit;
O:out bit);
end component;
AR# 3145
日付 01/02/2000
ステータス アーカイブ
種類 一般
このページをブックマークに追加