We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32469

11.1 Timing Known Issue - "INTERNAL_ERROR:XdmHelpers:Xdh_TimeWrapper.c:843:1.23"


The following error occurs when I run NETGEN on my design: 


"INTERNAL_ERROR:XdmHelpers:Xdh_TimeWrapper.c:843:1.23 - At least one of min,typ,or max has an impossible, negative valid data window of (-5908, 707,-5766) between the setup and hold for data port 'WE' and clock port'CLK' on instance /top_00/data_path0/data_read0/fifo_0_data_out(25)/G/X_RAMD16/CLK." 


When is this going to be fixed?


This issue is scheduled to be fixed in the next major release of the software.

AR# 32469
日付 05/23/2014
ステータス アーカイブ
種類 一般