We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3265

M1.4 LogiBLOX - Discrepancy between dual-port RAM simulation behavior and Dynatext documentation.


Keywords: dual, port, dual-port, dual port, Dynatext, RAM

Urgency: Standard

General Description:
In the (Dynatext) LogiBLOX Reference/User Guide book, the function of the DPO pin on dual-port
RAMS is described as follows:

The Dual-Port Output is used to output the data that occurs on
the Dual-Port Read Address input of the DP_RAM module whenever
Write Enable Clock goes High.

Although this is not incorrect, it is misleading.


The statement in the book is true if you are writing to the
location that is currently being read (i.e., after a delay)
the value written into that location will appear on DPO.
However, you generally do not write to the
same location from which you read.

The value on DPO also changes depending upon the value of the
address bus DPRA. When this is stable, after a delay, the data
in that part of the RAM cell appears on DPO. This allows data
to be read from the RAM independently from the write strobe.
This feature is not made clear in the current documentation.
AR# 3265
日付 02/08/2001
ステータス アーカイブ
タイプ ??????