UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3279

Foundation F1.4 Simulator, XC5200: Outputs are undefined in Timing Simulation

説明

Keywords: undefined, initialize, unknown, simulate, GR, reset

Urgency: Standard

When running a Timing Simulation of a 5K device in Foundation
1.4 the outputs of the simulation are undefined.

ソリューション

The cause of this may be that the registers are not getting
initialized properly. There is a signal called GR in the
simulation netlist which simulates the power-on global reset.
This GR signal must be toggled at the start of the simulation
in order to properly initialize the simulation.

To drive this GR signal:
Select Signal -- Add Signals. Then double click on the GR
signal. Now apply a stimulas to the signal and Toggle. Hold it
high for a clock cycle at least ( This resets the Flip Flops ),
then hold it low for the rest of the simulation.
AR# 3279
作成日 01/09/1998
最終更新日 04/04/2000
ステータス アーカイブ
タイプ 一般