We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 328

5.0 PPR - CST file constraints do not override schematic constraints


If a symbol is constrained to a particular location by a LOC parameter,
and if that same symbol is constrained to a different location in a CST
file, PPR V5.0 does not override the LOC parameter constraint with the CST
file constraint. Instead, the two locations are combined, and the symbol
is allowed to go into either location. Previous versions of PPR handled
this the same way, effectively performing an "or" between the two

If you have CST file constraints that are designed to override constraints
eneter by LOC parameters, you must either remove the LOCs from the
schematic or expicitly ignore them. PPR V5.0 allows you to ignore I/O LOCs
and/or interior-logic LOCs using a command line option:

* To ingore all I/O LOCs in the input schematic, use the option

* To ignore all interior-type LOCS - that is, those on CLB logic, BUFTs,
and XC4000 family decoders - use ignore_xnf_locs=interior

* To ignore all LOCs in the design, use ignore_xnf_locs=all

AR# 328
作成日 08/31/2007
最終更新日 03/22/2000
ステータス アーカイブ
タイプ ??????