We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 3493: 2.1i, V1.5, V1.4 COREGEN, XC4000: Incorrect data on output of 4K PDA FIR and SDA FIR cores when maximum output width is not selected
2.1i, V1.5, V1.4 COREGEN, XC4000: Incorrect data on output of 4K PDA FIR and SDA FIR cores when maximum output width is not selected
Keywords: PDA, SDA, FIR, output width
General Description: If the maximum output data width is not selected for the 4K SDA and PDA FIR filter cores, the LSB's of the output are trimmed, and the result is that the user will not see what they expect for output data during simulation.
The trimming of the LSB's is inconsistent with how data bits are trimmed in packages like Matlab and Elanix.
This is a known bug (CR 103333).
This problem has been fixed in the v1.4.1 patch available on the CORELINX web page,