UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 362

What is the fastest pin to pin delay?

説明

What is the shortest pin-to-pin path through an XC7300 device, and
how can this delay be achieved?

ソリューション

The fastest asynchronous path through an XC7300 device is tPDFO. This is
the parameter being referenced when an XC7300 speed grade is specified.

tPDFO is the path from a fast input pin through one level of Fast Function Block
logic to an output pin.

This path can be specified by flagging inputs as fast inputs (using the (FI) or
.FI syntax in PLUSASM designs, or the F net attribute in schematic designs).
The associated output pin should be assigned to a Fast Function Block if necessary,
and cannot use more than 4 product terms when implemented as an active
low equation.
AR# 362
作成日 09/20/1995
最終更新日 01/15/2003
ステータス アーカイブ
タイプ 一般