UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38046

7.1.1 CPLDFit - There is an incorrect implementation of FDC when CLR is tied High

説明

There is an incorrect implementation of FDC when CLR is tied High.

ソリューション


When a FDC has a clear that is tied High permanently (internally) it is ignored and the output toggles.
To work around this issue, do not permanently tie the clear High.
AR# 38046
日付 05/08/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加