UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 398

XNFPREP 5.0.0: error 4665, inverter on CLB K pin

ソリューション




XNFPREP 5.0.0 may issue the following error on designs with a GCLK
driving an inverter to the K pin of a CLB symbol:


Error 4665: The clock symbol <symname> is driving a non-clock pin.

Apparently, you are attempting to invert the output signal of the GCLK buffer
before sourcing clock pins of flip-flops associated with CLBMAP symbols.
In this case, do not connect the K pin of the CLBMAP symbol to the output
of the inverter. Instead, connect the K pin of the CLBMAP symbol to the
input signal of the inverter symbol. The inversion of the clock signal will
then be implemented in the CLB.




In software prior to XACT 5, the inverter was absorbed properly into the CLB by
XNFMAP. However, xnfprep 5.0.0 does not handle this properly.

The workaround is to invert the clock signal for the CLB by
modifying to CONFIG statement for the CLB. For example:

CFG, Config X:QX Y:QY DX:F DY:G CLK:K:NOT ENCLK:EC




AR# 398
作成日 08/31/2007
最終更新日 03/31/1997
ステータス アーカイブ
タイプ ??????