We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4048

M1.4 CPLD Hitop - Incorrect logic generated.


Customer doing an VHDL design with the following equations:

RST <= not RST_N;

RST_N <= reset_in_n and watchdog_rst_n;

In the functional simulation, the logic is correct.

After running the design through the core tools the fitter report shows the equation to be:

/RST = reset_in_n * watchdog_rst_n

/RST_N = reset_in_n * watchdog_rst_n

The signal is incorrect and the customer verified it by doing a timing simulation. It appears that the fitter is inverting the signal twice.

Please see the readme.txt for command lines used.


This problem has been corrected in the latest CPLD patch available
on the Xilinx support website:

AR# 4048
日付 03/29/2000
ステータス アーカイブ
種類 一般