AR# 4139

Orcad Capture: DRC reports port mismatch error in Xilinx design

説明

Keywords: DRC, port, mismatch, Orcad, Capture

Urgency: Standard

General Description: When running Capture's Design Rules Check
on a Xilinx design, a user may get a port mismatch error.

ソリューション

Some Xilinx models in the Orcad library have ports that are
incorrectly labeled. You must relabel these ports.

To do so, descend into the part and change the hierarchical
port type from output to 3-state.

The models with mislabeled ports are:

BUFE, BUFE4, BUFE8, BUFE16, BUFT4, BUFT8, BUFT16, OBUFE, OBUFE4,
OBUFE8, OBUFE16, OBUFT4, OBUFT8, and OBUFT16.

AR# 4139
日付 08/08/2000
ステータス アーカイブ
種類 一般