AR# 4185


FPGA Express: How to disable clock period specification


Keywords: FPGA Express, clock, period

Urgency: Standard

General Description:
When exporting timing constraints from FPGA Express, constraints for all valid clocks
and paths are written, regardless of whether or not you wish to constrain that path.

How does one disable a clock or path timing specification?



If you do not care about the timing of a certain clock, simply place a very loose
timing specification on that clock.


With Express 3.2 and newer, all timing constraints are written to an NCF file.
This file may be edited by the user, so unwanted constraints can be simply
removed from this file.
AR# 4185
日付 08/11/2003
ステータス アーカイブ
種類 一般
People Also Viewed