UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

このページをブックマークに追加

AR# 4190

FPGA Configuration - State of Dout pin before configuration in 4000 series devices

説明

Users can delay configuration by holding the INIT pin low. This causes the I/O of the device to be placed in a tristate condition (with the exception of Dout).

ソリューション

When the user holds PROG or INIT low before configuration, Dout will be driving a "1". The "1" will be driven until configuration begins at which time the 40 bit header will be passed or the device starts to pass on data in a daisy chain. For more information on configuration, please see the data book.

添付ファイル

関連添付ファイル

タイトル サイズ ファイルタイプ
ar54190.zip 5 KB ZIP
AR# 4190
日付 05/26/2014
ステータス アーカイブ
種類 既知の問題