We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4333

2.1i - EPIC/FPGA Editor and TRACE give different names for superbels and components


Keywords: EPIC, TRCE, superbel, M1.5, component

Urgency: Standard

General Description:
When I create a superbel in EPIC, it is assigned a component name and a superbel name. The component name is the name I give it; the superbel name is a machine- generated name.

When I then run TRCE/Timing Analyzer on this NCD file (and the PCF file contains constraints that cause TRCE to look at these superbels), TRCE will issue several warnings stating that these components will be ignored in the analysis. However, the name listed in the warning is the superbel name. Therefore, there is no way to trace the name back to EPIC to verify that it is a superbel.


This problem is addressed in the next software release.
AR# 4333
日付 07/09/2001
ステータス アーカイブ
種類 一般