We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4437

M1.4 XC3000 Map - When using pack IOB flops option, the CE net is removed.


Keywords: M1, map, 3k, FDCE, pack IOB

Urgency: Standard

General Description:
In M1.4, when using the 'pack IOB flops' option, logic that generates a Clock Enable (CE) for internal logic is trimmed incorrectly.


The problem occurs when the 'pack IOB flops' option is used for 'Ouput only' or 'Input and Output'. The 'Input only' option does not cause this problem and can be used as a partial solution.

This issue is resolved in M1.5.

AR# 4437
日付 05/18/1999
ステータス アーカイブ
タイプ 一般