UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46963

Virtex-7 FPGA VC707 Evaluation Kit - PCIe Design Creation PDF (XTP144) Incorrect emcclk LOC constraint

説明

(VC707) PCIe Design Creation (vc707_PCIe_pdf_xtp144_13.4.pdf) page 21 states:

[..]

- Add this line:
NET "emcclk" LOC = AP24| IOSTANDARD = LVCMOS18;
[..]

However, modifying the design to add this extra constraint to the UCF file results in a MAP error during compilation of the design:

ERROR:MapLib:30 - LOC constraint AP24 on emcclk is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

 

How can I resolve this and compile the design error-free?

ソリューション

This LOC to pin AP24 is a legacy constraint from a previous architecture.

For the VC707, the "emcclk" pin is AP37, not AP24.

The LOC constraint in the UCF file should read:

NET "emcclk" LOC = AP37 |IOSTANDARD = LVCMOS18;


The VC707 PCIe Design Creation PDF has been updated to reflect this correct constraint.

 

アンサー レコード リファレンス

マスター アンサー レコード

Answer Number アンサータイトル 問題の発生したバージョン 修正バージョン
45382 Virtex-7 FPGA VC707 評価キット - 既知の問題およびリリース ノートのマスター アンサー N/A N/A
AR# 46963
日付 02/28/2017
ステータス アクティブ
タイプ 一般
デバイス
  • Virtex-7
ツール
  • ISE Design Suite - 13.4
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit