We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4731

HDL Design Changes do not appear to get saved when upgrading from Foundation 6 to Foundation F1.x.


Keywords: upgrade, xnf, abel, vhdl, edif

Urgency: Standard

Problem Description:
When upgrading from Foundation 6.x to Foundation 1.x users may find that
alterations they are making to their HDL modules do not appear to take effect.

This is due to the fact that the older software synthesised to XNF netlist whereas
the new software synthesises to EDIF.

Suppose the designer has a macro called my_macro.vhd or my_macro.abl...

This would have been synthesised to my_macro.xnf with the old software and
to my_macro.edn in Foundation1.x.

Both the old and new netlists reside in the project directory and the top-level
netlist would reference my_macro.

The problem is that in the implementation tools, the Design Manager has a
search order. XNF takes a higher priority than EDIF (EDN).
As such the old netlist would be called up rather than the new one.


The solutions is to remove all of the old XNF, XFF and XSF files.
Ensure that all of the macros are synthesised so that there is an EDN netlist
for each of them and then re-run the implementation tools. The newly
synthesised versions of the macros will then be picked up correctly.
AR# 4731
日付 03/03/1999
ステータス アーカイブ
タイプ 一般