UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4930

FPGA Express 2.1.3 - Cannot allocate CLK to BUFG using Constraints Editor

説明

Keywords:
Express, 9500, BUFG, CLK, constraints, buffer, clock.

Urgency:
Standard

Description:
When using FPGA Express, one may use the Express Constraints Editor to select
clock buffers to be place on input ports for clock and high fanout signals.

In some cases for XC9500 designs, the FPGA Express Constraints Editor will not
allow the selection of the BUFG. Only BUFGTS and BUFGSR are available.

ソリューション

The workaround is to instantiate a BUFG in the HDL code.
AR# 4930
作成日 10/28/1998
最終更新日 08/11/2003
ステータス アーカイブ
タイプ 一般