UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4993

V1.5 CORE Generator, VERILOG-XL - "Error! syntax error...parameter signed=<..."

説明

Keywords: Verilog, CORE Generator, COREGen, syntax, error

Urgency: Hot

General Description:
The following error may be seen when loading a CORE Generator
Verilog behavioral model involving signed data
(SDA FIR filters, adders, subtractors, multipliers, etc.):

" Error! syntax error [Verilog]
"add20.v", 19: parameter signed =<-"

The syntax error being flagged in the error message is that
you have illegally specified the Verilog-XL reserved word,
"signed", as one of your user parameters.

The problem line of code in the CORE Generator behavioral model is
the following:

parameter signed = `true;

ソリューション

As a work-around, all instances of the word "signed", where
it is used as a user parameter, should be replaced with a
non-reserved word (for example, "signed_data") using a text editor.
AR# 4993
作成日 08/31/2007
最終更新日 02/15/2001
ステータス アーカイブ
タイプ ??????