UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51696

14.2 EDK - BSB Does Not Pass Peripheral Parameters From 3rd Party Board Definition Files to MHS

説明

If attempting to create an EDK project using the Base System Builder (BSB) for a 3rd party development board (Avnet, Hi Tech Global, etc.), certain DDR parameters defined in the board definition files are not being passed correctly to the MHS. Instead, the parameter in the MHS is set to the default value listed in the DDR peripheral MPD.

ソリューション

For any given IP peripheral, BSB is only expecting a few parameters from the board definition file. For example, the following parameters are what BSB expects for 6 series DDR IP:

C_MEM_PARTNO
C_S_AXI_DATA_WIDTH
MEMORY_0_BASEADDR
MEMORY_0_HIGHADDR
C_DM_WIDTH
C_DQS_WIDTH
C_DQ_WIDTH

All other parameters defined in the board definition file will be set to the default value listed in the MPD for that given IP peripheral.

To work around this issue, you will need to manually modify the MHS after BSB is run to change the values of certain parameters to reflect the values listed in the board definition file.

アンサー レコード リファレンス

関連アンサー レコード

Answer Number アンサータイトル 問題の発生したバージョン 修正バージョン
43383 13.2 EDK - BSB で生成されたサードパーティ ボード用の AXI_V6_DDRx の MHS パラメーターが不正 N/A N/A
AR# 51696
日付 02/13/2013
ステータス アクティブ
種類 一般
デバイス
  • Spartan-6
  • Virtex-6
ツール
  • EDK
このページをブックマークに追加