UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5197

Mentor: Possible solution to RAM not simulating correctly in Quicksim II

説明

Keywords: RAM, Quicksim, Mentor, simulation

Urgency: Standard

General Description:

Doing a Functional or Timing simulation of a RAM using Mentor Quicksim II,
the RAM comes up in a known state, but none of my write operations
appear to be written into the RAM module. Doing a Read on the RAM
shows the contents to be the same as what it powered up as.

ソリューション

Possible solutions:

1) Toggle the //globalsetreset signal at the beginning of the simulation.

2) If it is a timing simulation and the RAM is not coming up in the user
defined initial state (INIT property on RAM), make sure that pld_dve is
run after running pld_edif2tim. Doing this will add the INIT property as
an INSTANCE property for the RAM initialization in the design viewpoint.
AR# 5197
作成日 08/31/2007
最終更新日 10/05/2008
ステータス アーカイブ
タイプ 一般