UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5209

V1.5, V1.4 CORE Generator Data sheet, 4K RAM - CLB utilization formula is incorrect for odd-valued single-port 4K RAM sizes (sizes of the form 2N+1)

説明

Keywords: RAM, data sheet, datasheet, CLB, utilization, data

Urgency: Standard

General Description:
Table 2 in the Synchronous (single-port) RAM data sheet
incorrectly indicates that for data widths of the form, 2N + 1
(odd-numbered data widths), the CLB utilization is N.

This is incorrect.

ソリューション

The correct value is N+1; it is solely dependent on the fact
that there are only two flip-flops per CLB in the 4K
architecture.
AR# 5209
作成日 08/31/2007
最終更新日 02/15/2001
ステータス アーカイブ
タイプ ??????