説明

ソリューション

Xilinx provides bus IP to enable connectivity between different bus interface protocols.

The following processor bus bridges are currently offered as part of the Embedded Development Kit (EDK):

• AHB-Lite to AXI Bridge
• AXI to AXI Connector and AXI Interconnect
• AXI4 to AHB-Lite Bridge
• AXI Chip to Chip Bridge
• AXI to PLBv46 Bridge
• PLBv46 to AXI Bridge

For more information on the different types of bridges and their specifications, please reference their individual data sheets. Documentation for Xilinx IP can be found on the Product Support & Documentation page.

Additionally, Vivado users can make use of the AXI Protocol Converter; it connects one AXI4, AXI3, or AXI4-Lite master to one AXI slave of a different AXI memory-mapped protocol.