You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
1.5i Virtex PAR -Placer hangs on a virtex design.
A case has been seen where the placer ran overnight with no progress being made.
It was determined that this occured because the design contained more than 2**16 signals