UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5601

Foundation Express: Cannot create chip in Synopsys project

説明

Keywords: chip, synopsys, fpga express, generate, create

Urgency: standard

General Desciption: When trying to synthesize a design, in the Foundation Project Manager
console may report the following message:

Pcm: Cannot update chip in Synopsys project- Unknown error
Pcm: Cannot list chips from Synopsys project- Synopsys software
caused unexpected exception
Pcm: Cannot get file's status from Synopsys- Synopsys software
caused unexpected exception
Pcm: Cannot list libraries from Synopsys project- Synopsys software
caused unexpected exception

ソリューション

The causes of these errors are similar to the "Abort" errors described in (Xilinx Solution 5308).
Typically the cause is either corrupt files or project, or specific HDL coding constructs. Follow
the suggestions in Solution 5308 to try to isolate the problem.

One known cause for the above error is due to 'generate' statements in VHDL.
The only resolution for this cause is to remove all generate statements from the code.

Another potential solution is described in (Xilinx Solution 6013).
AR# 5601
作成日 02/04/1999
最終更新日 04/27/2007
ステータス アーカイブ
タイプ 一般