UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5633

FPGA Express: Syntax error at or near token 'bxx (VE-0)

説明

Keywords: Express, VE-0, token, define, verilog

Urgency: Standard

General Description: Express produces an error when the user
either synthesizes or checks syntax:

Error: syntax error at or near token 'bxx (VE-0)

where xx is some number. The line in question is using a `define
in Verilog to set the width of a wire or reg as shown:

data = `DATA_BUS_WIDTH'b0;

where there exists:

`define DATA_BUS_WIDTH 14

ソリューション

This particular syntax is not supported by Synopsys compilers.
The user must replace the width specification by a number.
For example:

data = 14'b0;
AR# 5633
作成日 02/09/1999
最終更新日 08/27/2001
ステータス アーカイブ
タイプ 一般