UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

このページをブックマークに追加

AR# 5861

1.5i Virtex Map - RLOCs cannot be applied to SRL16s

説明

Keywords: SRL16, RLOC

Urgency: Standard

General Description:
RLOC or LOCing SR16 with other logic, such as flops into the same
slice is not supported in the 1.5i release.

ソリューション

In the 2.1i release, the mapper will support this feature. The 1.5i
workaround is to use a hard macro.
AR# 5861
日付 04/25/2000
ステータス アーカイブ
タイプ 一般