UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5896

M1.5: TRCE: Incorrect skew calculation between clock domains

説明

General Description: The design inputs two or more clock signals using the dedicated clock iobs. The clocks are connected to the CLKIN pin on the CLKDLL. The outputs of the CLKDLL are then used to drive the synchronous elements in the design. Both CLKDLLs reset pin is driven by the same signal.

When TRCE/Timing Analyzer evaluates the inter-clock relationships there is the possibility of large skew being reported. This is the result of the reset net coming from one source to multiply DLLs. To verify this open the design in EPIC and check the delay on both CLKDLLs reset input. The difference between the two reported delays is reported as skew.

ソリューション

Add the following constraint to the PCF file:

disable=Tdllro;

AR# 5896
作成日 08/31/2007
最終更新日 01/18/2010
ステータス アーカイブ
タイプ 一般