UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6166

2.1i: TRCE - The number of logic levels reported differently when different trce options are used

説明

General Description:

The default analysis trce report generated by "trce design.ncd"

shows different number of logic levels than the advanced

analysis report generated by "trce -a design.ncd" in the

"Default period analysis" section.

ソリューション

The correct number of logic levels is reported in the

Advance Analysis report generated by "trce -a design.ncd"

or in the Timing Analyzer GUI, select the Analyze menu, the

Advance Design, will also give the correct number of

logic levels.

A verbose report generated by "trce -v design.ncd" or

in the Timing Analyzer GUI, select the Analyze -> Timing

Constraints -> Report Paths in Timing Constraints..

This will be fixed in a future release of the software.

AR# 6166
作成日 08/31/2007
最終更新日 01/18/2010
ステータス アーカイブ
タイプ 一般