We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6260

V1.5, V1.4 CORE Generator, VERILOG, VHDL - VHD and .v files produced by COREGEN are only for simulation.


Keywords: VHD, .vhd, .v, Verilog, CORE Generator, COREGen, simulate

Urgency: Standard

General Description:
The .vhd and .v files produced by CORE Generator are only for functional simulation. They are NOT intended to be
used for synthesis. Attempting to synthesize these models will give you suboptimal results. In most
cases, simulation-specific constructs used in these models will prevent you from synthesizing them

Implementation of the CORE Generator module is completely specified by the .EDN EDIF netlist
generated for it. For HDL design flows, this should be instantiated in your design as a "black box."


Do not attempt to synthesize the .v and .vhd files generated by CORE Generator.
AR# 6260
日付 02/15/2001
ステータス アーカイブ
種類 ??????