UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6413

3.1i FPGA Editor - When adding probes to Virtex, the banking information is required.

説明

Keywords: Bank, I/O, IO, pin, component, 2.1i

Urgency: Standard

General Description:
When I add a probe to a Virtex design, the I/O banking information is not used, and the particular I/O is left unchecked.

ソリューション

To work around this, check the correct box for the particular IOB, depending upon the I/O standard that is in that bank.

This will be fixed in a future software release.
AR# 6413
作成日 05/07/1999
最終更新日 08/15/2002
ステータス アーカイブ
タイプ 一般