General Description: The block editor (editblock) window seems to truncate the net names for global logical nets PWR and GND when they exceed 14 characters.
ソリューション
To view the full signal name, click on the port near the name; the full signal name of the net will be displayed in the history area at the bottom of the FPGA Editor window.