UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64983

Vivado IP Integrator - How to generate a testbench for the Block Diagram (BD)

説明

This Answer Record demonstrates how to use the testbench generator tool in the Design Utilities in the Xilinx TcL store, which provides a clock and reset stimulus.

ソリューション

To use this utility, go to Tools -> Xilinx Tcl Store, and select Refresh.

Once, the refresh is done. Install Design Utilities 1.17 (or later):

 

64983.png




 

Open your Block Design (BD), and run the Tcl command below to generate the testbench:

tclapp::xilinx::designutils::write_ip_integrator_testbench -addToProject
AR# 64983
日付 08/28/2015
ステータス アクティブ
種類 一般
ツール
  • Vivado Design Suite
  • Vivado Design Suite - 2015.2
  • Vivado Design Suite - 2015.3
このページをブックマークに追加