UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6612

Packaging - Does Xilinx utilize the TAB (tape automated bonding) process?

説明

General Description: 

Does Xilinx utilize the TAB (tape automated bonding) process?

ソリューション

First, what exactly is "TAB"? 

 

It is a process in which silicon chips are joined to patterned metal traces (leads) on polymer tape to form inner lead bonds; subsequently, the leads are attached to the next level of the assembly -- typically a substrate or board -- to form outer lead bonds. TAB is the technique of interconnecting silicon with beam bonding (as opposed to wire bonding). 

 

Xilinx does not use a TAB process; we use wire bonding for all of our packages except Flip-Chip (FF and BF). For Flip-Chip, flip-chip bumping is used.

 

AR# 6612
作成日 08/21/2007
最終更新日 05/14/2014
ステータス アーカイブ
タイプ 一般