We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6647

5.1i CPLD CPLDFit - "Error: Design 'designname' has no outputs"


General Description:  

When I implement a design, CPLDFit fails the fitting process with the following error message: 


"Error: Design 'designname' has no outputs."


This may be caused by the following situations: 


1. There is an incorrect connection in your design such that the outputs are not being driven. The fitter will remove all unconnected logic, thereby removing your outputs.  


2. Ensure that you are setting the "Add I/O Buffers" option in your synthesis tool. The location of this option varies from vendor to vendor. For XST, this option is set to "On" by default, and is located in "Synthesize Properties", under the Xilinx Specific Options tab.

AR# 6647
日付 05/14/2014
ステータス アーカイブ
タイプ 一般