We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 667

XEMAKE/XEMAKE6: schematic design functions incorrectly in simulation or in system


When using the 5.2 or 6.0 software, a design may not function correctly during
simulation or in the target system.


If the following warning is issued during the fitting process:

dr25:[Warning]Hanging input (<instance_name>:<pin>)

then the problem may be related to unconnected macro pins on the

The XEPLD 5.2/6.0 software does not tie unconnected pins to VCC or GND,
nor does it stop with an error if unconnected CE or LOAD pins are encountered.
It just gives a warning that the pin is unconnected and may create incorrect

Library macros with mode pins (like the CE of a flip flop or the LOAD of a
counter) are implemented with muxes in front of flip flops. The mode pins are
the select lines on the mux. If one of the select lines of the MUX is left
unconnected then the mux is reduced to an OR gate. This logic is usually

Macro input pins should not be left unconnected in XC7000 schematics,
especially LOAD or CE pins. If these pins are not used in the design, they
should be connected to VCC or GND on the schematic.
AR# 667
日付 10/01/2008
ステータス アーカイブ
タイプ 一般