UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6886

V1.5 COREGEN, VIRTEX, BLOCK RAM Block RAM-generated EDIF still contains "<>" bus delimiters when "( )" or "[ ]" were specified as the desired delimiters.

説明

Keywords: CORE Generator, COREGen, block RAM, bus, delimiter, EDIF

Urgency: Standard

General Description:
The CORE Generator Block RAM EDIF still has <> bus delimiters in it when ( ) (parentheses)
or [ ] (square brackets) were specified.

ソリューション

Even when you specify a different bus delimiter format, there will still be angle bracket ("< >")
bus delimiters in the EDIF netlist associated with Xilinx primitives These angle-bracketed bus
delimiters are associated with lower-level Xilinx components that are used to build the RAM.

The only bus delimiters that will change when you specify a different format are those associated
with the interface ports of the RAM that must interface with the EDIF produced by the third-party
synthesis tool.
AR# 6886
作成日 06/25/1999
最終更新日 03/14/2001
ステータス アーカイブ
タイプ 一般