We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 696

FPGA Configuration - Hazards of exceeding 3K CCLK low time maximum in Slave Serial Mode


What problems might be encountered if you exceed the maximum Tccl (CCLK low time) of 5.0 microseconds on some cycles when configuring a 3K device in Slave Serial mode?


Some of the configuration control logic is quasi-static. At higher temperatures the register contents of this logic can be lost if

the time between high levels of CCLK is too long, causing the associated state machine to become stuck in an invalid state.

To recover from this issue, power-down the device or cycle DONE and RESET.

AR# 696
日付 05/08/2014
ステータス アーカイブ
種類 一般