Can I use a VHDL or Verilog source file, or is the tool ABEL-based?
WebPACK 10 and earlier supports synthesis in three HDL formats: ABEL, VHDL, and Verilog.
WebPACK 11 and Later supports Verilog and VHDL synthesis.
AR# 7017 | |
---|---|
日付 | 05/14/2014 |
ステータス | アーカイブ |
種類 | 一般 |