AR# 70720


Soft-Decision FEC (SDFEC) Integrated Block - Release Notes and Known Issues for Vivado 2018.1 and newer tool versions Article


This answer record contains the Release Notes and Known Issues for the Soft-Decision FEC (SDFEC) Integrated Block and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2018.1 and newer tool versions.

Soft-Decision FEC Integrated Block Page

Xilinx Forums: 

Please seek technical support via the DSP IP Board. The Xilinx Forums are a great resource for technical support. 

The entire Xilinx Community is available to help here, and you can ask questions and collaborate with Xilinx experts to get the solutions you need.


General Information

Supported devices can be found in the following three locations:

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

SDFEC IP VersionVivado VersionVivado IP Change LogIP Patch
v1.1 Rev 62020.2(Xilinx Answer 75786) 
v1.1 Rev 52020.1(Xilinx Answer 73626) 
v1.1 Rev 42019.2(Xilinx Answer 72923) 
v1.1 Rev 32019.1(Xilinx Answer 72242) 
v1.1 Rev 22018.3(Xilinx Answer 71806)(Xilinx Answer 71873)
v1.1 Rev 12018.2(Xilinx Answer 71212)(Xilinx Answer 71347)
v1.12018.1(Xilinx Answer 70699)(Xilinx Answer 71341)


Known and Resolved Issues


Answer RecordTitleVersion
(Xilinx Answer 76476)Why do I see a timing failure on the example design for -2LV and -1 parts?v1.1 Rev 5N/A
(Xilinx Answer 71823)Simulation only example design generates incorrect stimulus on Windows OSv1.1 Rev 1v1.1 Rev 3
(Xilinx Answer 71876)Why do I get the error "MSG: Uncaught exception in model create" when building the C-model executable?v1.1 Rev 1v1.1 Rev 3
(Xilinx Answer 71415)No DRC check for -2LVI device family even when LDPC placement and frequency violates the requirementv1.1 Rev 1v1.1 Rev 2
(Xilinx Answer 71362)Incorrect behavior when configured with an Initialized parameter interface (S_AXI)v1.1v1.1 Rev 2
(Xilinx Answer 71060)(PG256) - Runtime Loading GUI tab information is out of date for Vivado 2018.2v1.1Rev1v1.1 Rev 2


Revision History

05/14/2021Added (Xilinx Answer 76476)
21/12/2018Added (Xilinx Answer 71876) and (Xilinx Answer 71823)
08/10/2018Added (Xilinx Answer 71415)
07/27/2018Added (Xilinx Answer 71362), and (Xilinx Answer 71060)
03/22/2018Initial Release

アンサー レコード リファレンス

サブアンサー レコード

AR# 70720
日付 05/18/2021
ステータス アクティブ
種類 リリース ノート
People Also Viewed