AR# 7262


FPGA Express: Is there an option to disable carry logic?


Keywords: FPGA Express, Foundation, VHDL, Verilog, carry, arithmetic

Urgency: Standard

General Description:
Is there an option to disable carry logic when synthesizing HDL for XC4000, Spartan
and Virtex architectures?


There is no way to disable the inference of carry logic when synthesizing arithmetic
functions using FPGA Express. As long as arithmetic operators are used in your HDL
code, carry logic will be inferred.
AR# 7262
日付 10/03/2008
ステータス アーカイブ
種類 一般
People Also Viewed