We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7391

C_IP2, V2.1i COREGEN: Virtex Variable Parallel Multiplier module "Set Overrides Clear" option behaves the same way as "Clear Overrides Set"


Keywords: set, clear, override, coregen, multiplier

Urgency: standard

General Description:
The Virtex Multiplier core v1_0.1 released in C_IP2 has an option
that allows the user to customize the core so that a Set input will
override a Clear input when both are asserted at the same time.
This option can also be specified in an .XCO file by setting the
set_clear_priority parameter to "set_overrides_clear.

In the 1.0 version of the multiplier, this option does not work. The
result is that Clear overrides Set regardless of what the user
has specified.


There is no workaround to this problem at this time.
AR# 7391
日付 08/01/2001
ステータス アーカイブ
タイプ 一般