We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7465

2.1i COREGEN: Recommended location of destination directory for compiled Verilog behavioral models



Urgency: standard

General Description:
There is an apparent inconsistency in the recommended location of the
destination directory for the extracted Coregen Verilog behavioral models
when running get_models in the 2.1i CORE Generator User Guide.

On page 4-9, it recommends the destination directory for "get_models" to
be $XILINX/data, and later, on page 4-17 it recommends $XILINX/verilog/data.


The location of the extracted models is actually not critical because when you
generate the Coregen module, you must still edit the path to the behavioral
model reference in the .VEO file before you can simulate. However, for
consistency with the way the other Xilinx behavioral models are delivered
(SIMPRIM, UNISIM, and LogiBLOX), the recommended location is $XILINX/verilog/src.
AR# 7465
日付 08/01/2001
ステータス アーカイブ
タイプ 一般