UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8209

JTAG BSDL - Missing pins in BSDL file for Virtex BG packages

説明

For some Virtex BG package devices, there are more pins on the package than in the BSDL file.

ソリューション

The BSDL file is a description of the die. The missing pins in the BSDL file are not connected (no-connect) to the die inside the package. Since the pins are not connected to anything inside the part, they are not described by the BSDL file. 

 

For example, the V150 BG352 contains eight VCCINT pins labled as "no-connect"; they do not need to be driven. Please refer to the list of unconnected pins on page 3-37 of the Feb.16, 1999 databook, or refer to the "Virtex 2.5 V Field Programmable Gate Arrays" Data Sheet (DS003): 

http://www.xilinx.com/support/documentation/data_sheets/ds003.pdf
 

There are 5 Virtex BG package devices that fit this category: 

 

- v150bg352  

- v200bg352  

- v300bg432  

- v400bg560  

- v600bg560 

 

EXAMPLE 

Eight pins not included in BSDL file for V150 BG352 are the no connects: 

 

B16, D12, L1, L25, R23, T1, AF11, AF16.

AR# 8209
作成日 08/21/2007
最終更新日 05/14/2014
ステータス アーカイブ
タイプ 一般