We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8342

FPGA Configuration - Do I need to connect the INIT lead of my Parallel Cable during configuration?


Does the Parallel Cable probe INIT pin? Do I need to connect the INIT lead of my Parallel Cable?


The Parallel Cable pulses PROG low and then waits a certain amount of time before sending DATA to the device. This wait is longer than the time needed for the device to clear its configuration memory, and therefore, the step in the flowchart is done this way without concerning the INIT pin. 


The INIT pin is NOT monitored by the software to see if there was any error. The only way the cable knows anything is if it waits for DONE to go High and times out. The user will have to check if INIT is Low separately to determine if a frame error was the cause of the problem.

AR# 8342
日付 05/14/2014
ステータス アーカイブ
タイプ 一般