UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8457

CPLD CoolRunner - What are the primary new features of the XPLA3 devices?

説明

General Description: 

What are the primary new features of the XPLA3 devices?

ソリューション

Highlights of the New Features for XPLA3 devices: 

 

- New Packages 

 

- Speed Enhancements 

 

- Logic allocation method enhancements 

 

- Synthesis benefits 

* Fold-back NANDs 

* Variable Function Mux 

 

- Macrocell Improvements (Up to 384 Macrocells) 

* Additional Clocks 

* Improved control 

* Register enhancements 

 

- Enhanced I/O Structure 

* Adjustable slew rates 

* 5V tolerant I/O 

* weak pull-ups 

 

- Boundary Scan and ISP benefits 

* 1149.1 Compliant 

* Port Enable pin allocation to allow pins to be I/O for pin restricted designs.

AR# 8457
作成日 08/21/2007
最終更新日 05/14/2014
ステータス アーカイブ
タイプ 一般