You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Hardware Debugger 6.0.1: 1st readback may fail after a verify performed in the middle of several readbacks
If several readbacks are performed, and then the device being read back is
verified, the next readback may fail.
Should a readback fail, re-issue the readback command by clicking on the Read
button in the Control Panel or selecting the Read FPGA command from the Debug