We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 8601

2.1i 9500 Family/Hitop - Error: "hi811 - Cannot assign Fastclock Pin D2_PAD to Pin 40 (FB1_1)."


Keywords: hi811, Fastclock

Urgency: Standard

General Description:
What does the following error message mean?

hi811 - Cannot assign Fastclock Pin D2_PAD to Pin 40 (FB1_1). This pin does not support the functionality of that signal.


If you want to use a global buffer for the 9500 family, you need to make sure that you use the appropriate pin. The last few pages of the 9500 data sheet contain a section describing which pins have special functionality (global clock pins, global 3-state pins, global set/reset pins).

This error message appears when you have a global buffer locked to a pin that does not support that feature.

If you must have your clock signal on this pin, remove the global buffer component (BUFG), and the clock will be routed to all flip-flops via standard product term paths.
AR# 8601
日付 06/13/2002
ステータス アーカイブ
種類 一般