2. サポート
  3. AR# 9218: LogiCORE Sine-Cosine Look-Up Table (Sin Cos LUT) v2.0 - Why do I get "ERROR: End of source encountered before closing all `endif directives" when compiling sincos_v2_0.v?

AR# 9218

LogiCORE Sine-Cosine Look-Up Table (Sin Cos LUT) v2.0 - Why do I get "ERROR: End of source encountered before closing all `endif directives" when compiling sincos_v2_0.v?

説明

Keywords: sin, cos, compilation, simulation, library, 3.1 ISE

The following error may be seen when trying to compile the Verilog XilinxCoreLib models from
C_IP5.5:

# ERROR: ./XilinxCoreLib/sincos_v2_0.v: End of source encountered before closing all `endif directives
# ERROR: /products/modeltech.ver5_4a/modeltech/bin/../sunos5/vlog failed.

The problem is that the first `ifdef declaration was not terminated with a
corresponding `endif:

// $Header: /devl/xcs/repo/env/Databases/ip/src/com/xilinx/ip/sincos_v2_0/simulation/Attic
/sincos_v2_0.v,v 1.1.2.6 2000/04/19 18:02:13 rslous Exp $

`ifdef C_SIN_COS_V2_0_DEF
`else
`define C_SIN_COS_V2_0_DEF
`endif <---------------------------------------- This `endif is missing

`ifdef PIPELINE_DEF
`else
`include "XilinxCoreLib/PIPELINE.v"
`endif

`ifdef C_SHIFT_FD_V1_0_DEF
`else
`include "XilinxCoreLib/C_SHIFT_FD_V1_0.v"
`endif

`define SINE_ONLY 0
`define COSINE_ONLY 1
`define SINE_AND_COSINE 2
`define DIST_ROM 0
`define BLOCK_ROM 1
`define allUKs {C_OUTPUT_WIDTH{1'bx}}


module C_SIN_COS_V2_0 (theta, sine, cosine, nd, rfd, rdy, clk, ce, aclr, sclr);

ソリューション

Edit each of the .v files in your XilinxCoreLib directory, adding
in the missing `endif directive as indicated above, save the
changes, and recompile.

Please See (Xilinx Answer 30162) for a detailed list of LogiCORE Sine-Cosine Look-Up Table (Sin Cos LUT) Release Notes and Known Issues.
AR# 9218
日付 08/20/2008
ステータス アーカイブ
種類 一般